Teradyne

The Teradyne J750 Tester

   Iowa State University

   Senior Design

   Cookbook Tutorials

     Multiplexer

     XOR

     RAM

   About J750
   Tester Usage
   Old Web Site
   CMOS vs. TTL Demo
Up Next

Section 1: Creating Channel Map

1.  Follow the section 1 in the ≥Basic Steps to Use the Teradyne J750
Tester≤ cookbook.

2.    Below is the channel map for XOR gate MC74HC86N

 

Table 1: Channel map for XOR gate MC74HC86N

Pin Name

Pin Number #

Connector #

Connection Pin #

Name

1CLRbar

1

1

D1

ch23

1D

2

1

H1

ch21

1CLK

3

1

M1

ch19

1PREbar

4

1

T1

ch17

1Q

5

1

E2

ch30

1Qbar

6

1

J2

ch28

GND

7

1

W2

dps0_s

2Qbar

8

4

D5

ch40

2Q

9

4

H5

ch42

2PREbar

10

4

M5

ch44

2CLK

11

4

T5

ch46

2D

12

4

E7

ch57

2CLRbar

13

4

J7

ch59

Vcc

14

1

A3

dps1_s